



Blakely, Sokoloff, Taylor & Zafman LLP

Title: Instruction Set Architecture for Signal Processors

1st Named Inventor: Kumar Ganapathy

Application No.: 10/666,570

(714) 557-3800

Docket No.: 42P14031D2D

Sheet: 1 of 16




FIG. IA




FIG. 1B




FIG. 2




FIG. 3





FIG. 4

FIG. 5A




FIG. 5B




FIG. 6A




FIG. 6B

FIG. 6C

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
1	0	0	PS	S'	SX		SY		VSSA	DA	0	1	0	Add	da=+/-	(mx'sa)+my			
											1	0	0	Sub	da=+/-	(mx'sa)-my			
											1	1	0	Min	da=min(+/-mx'sa,my)				

FIG. 6D

20-bit ISA

39	19
0	0
0	1
1	0
1	1

20-bit parallel
 20-bit serial
 40-bit extended
 20-bit serial

Control () Control
 Control # Control
 DSP extensions/Shadow
 DSP # DSP

DSP instructions

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Multiply

1	0	0	PS	S'	SX	SY	V/SSA	DA	Sub-op
					$da=sx*sy$				0 0 0 Nop
					$da=(sx*sy)+sa$				0 0 1 Add
					$da=(sx*sa)+sy$				0 1 0 Add
					$da=(sy*sa)+sx$				0 1 1 Sub
					$da=(sx*sa)+sy$				1 0 0 Sub
					$da=\min(sx*sy,sa)$				1 0 1 Min
					$da=\min(sx*sa,sy)$				1 1 0 Min
					$da=\max(sx*sy,sa)$				1 1 1 Max

Add

1	0	1	PS	+/-	SX	SY	V/SSA	DA	Sub-op
					$da=sx+sy$				0 0 0 Nop
					$da=sx+sy+sa$				0 0 1 Add
					$da=sx+sy; sa=sx+sy$				0 1 0 AddSub
					$da=(sx+sy)*sa$				0 1 1 Mul
					$da=-(sx+sy)*sa$				1 0 0 MulN
					$da=\min(sx+sy,sa)$				1 0 1 Min
					$da=\max(sx+sy,sa)$				1 1 0 Max
					$da=ssum(sa) \quad (sx,sy \text{ unused})$				1 1 1 CombAdd

Extremum

1	1	0	PS	x/n	SX	SY	V/SSA	DA	Sub-op
					$da=ext(sx,sy)$				0 0 0 Nop
					$da=ext(sx,sy,sa)$				0 0 1 Ext
					$da=ext(sx,sa)*sy$				0 1 0 Mul
					$da=-ext(sx,sa)*sy$				0 1 1 MulN
					$da=ext(sx,sa)+sy$				1 0 0 Add
					$da=ext(sx,sa)-sy$				1 0 1 Sub
					$ext(sa,da) ?1=sx,tr=sy,lcs=lc$				1 1 0 amax

type-match
Permute

1	1	0	PS	0	SX	SY	x	x	x	1	1	1
1	1	0	PS	1	SX	Type	x	ereg		1	1	1

Reserved

1	1	1	PS	x	SX	SY	SA	DA	V/S	Sub-op

FIG. 6E-I

Control and specifier Extensions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mul	0	Pred	PL	Sxt	Syt	Rnd		S'	S'	S'	0	SA	DA	abs	0	0				Add/Sub min/max
							Lt													

Add	0	Pred	PL	Sxt	Syt	Lt	Sub-ext	0	SA	DA	abs	0	0							
							+/	-	/	-	/	-	x							
							x	V/S	Rnd	Fp										
							tr/ctl	Gx	Fp											

Ext	0	Pred	PL	Sxt	Syt	tr-ctl	Gx	Sub-ext	0	SA	DA	abs	0	0						
								Lt	Fp											
								Rnd	V/S											

0	Pred	PL	Sxt	Syt	Pctl1	0	ereg	Pctl	0	0
---	------	----	-----	-----	-------	---	------	------	---	---

Type/offset/permute extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	Pred	PL	x		Type:SX		Type:SY	0	SA	DA	x	0	1							
0	Pred	PL	Psx	Permute:SX		Permute:SY	0	SA	DA	Psy	1	0								

Shadow DSP

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	Op	PL	op	ereg		ereg	1	SA	DA	Sub-op										

FIG. 6E-2

Control instructions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
add,sub	L	Pred	0	0	0		RX				RY			RZ		+/-	0			
max,min	L	Pred	0	0	0		RX				RY			RZ		X/N	1			
Shift	L	Pred	0	0	1		RX				UI4			RZ		UI2	R/L			
Logic	L	Pred	0	1	0		RX				RY			RZ		&	&1			
Mux	L	Pred	0	1	1		RX				RY			RZ		Pd	0			
mov	L	Pred	0	1	1		RX				DZ			Rxt	Dz1	0	0	0	1	
addi	L	Pred	0	1	1		SI4				DZ		x	x	1	0	0	1		
mov2erg	L	Pred	0	1	1		RX				unit	ereg	qd	type	1	0	1			
l_dm	L	Pred	0	1	1		RX				DZ1			DZ2			1	1		
Set4bits	L	Pred	1	0	0		UI4:POS				RZ		Rzt		UI4		0			
Set2bits	L	Pred	1	0	0		UI4:POS				RZ		Rzt		UI2	0	0	1		
Setbit	L	Pred	1	0	0		UI4:POS				RZ		Rzt	UI1	UI1	1	0	1		
Movi	L	Pred	1	0	0					SI8			RZ				1	1		
Jmp	L	Pred	1	0	1					SI9			0	PRED	0	0				
Call	L	Pred	1	0	1					SI9			1	PRED	0	0				
Loop	L	Pred	1	0	1		UI5:Lcount				UI5:Lsize			UI2:Lst	0	1				
Jmpi	L	Pred	1	0	1		RX		x	x	x	x	x	0	PRED	1	0			
Calli	L	Pred	1	0	1		RX		x	x	x	x	x	1	PRED	1	0			
Loopi	L	Pred	1	0	1		RX		x		UI5:Lsize			UI2:Lst	1	1				
Test	L	Pred	1	1	0		RX				RY		PZ		=,>	0				
Testbit	L	Pred	1	1	0		RX				UI5		PZ		B	0	1			
Andp, orp	L	Pred	1	1	0		Pa		Pb		Pc		PZ		&	1	1			
Load	L	Pred	1	1	1		MX				RZ		Ext		0	0	0			
Store	L	Pred	1	1	1		MZ				RZ		Ext		1	0	0			
eLoad	L	Pred	1	1	1		MX				RY		1	1	1	0	0	0		
eStore	L	Pred	1	1	1		MZ				RY		1	1	1	1	0	0		
Extended	L	Pred	1	1	1							Bits 27:16					1	0		
Logic2	L	Pred	1	1	1		RX				RY/RZ		Rxt	Ryt	&,1,&1!	0	1			
mov-erg	L	Pred	1	1	1		unit	ereg			RZ		qd	Sft	0	1	1			
Crb	L	Pred	1	1	1		RX				RZ		s/m	0	0	1	1	1		
Patty	L	Pred	1	1	1		RX				PZ	0/E	0	1	0	1	1	1		
Stm	L	Pred	1	1	1		MZ				RX		1	1	0	1	1	1		
Abs	L	Pred	1	1	1		RX				RZ		0	0	1	1	1	1		
Neg	L	Pred	1	1	1		RX				RZ		0	1	1	1	1	1		
Div-step	L	Pred	1	1	1		RX				RZ		1	0	1	1	1	1		
Test&Set	L	Pred	1	1	1		RX				PZ	0	1	1	1	1	1	1		
Reserved	L	Pred	1	1	1						0	0	1	1	1	1	1	1		
Return	L	Pred	1	1	1		Pred	I-ctl	0	1	0	1	1	1	1	1	1	1	1	
Zero-ac	L	Pred	1	1	1		ac #		1	1	0	1	1	1	1	1	1	1	1	
eSync	L	Pred	1	1	1		RZ		0	1	1	1	1	1	1	1	1	1	1	
Swi	L	Pred	1	1	1		UI3	0	1	1	1	1	1	1	1	1	1	1	1	
Nop	L	Pred	1	1	1		UI3	1	1	1	1	1	1	1	1	1	1	1	1	

<Bit1,Bits9-6>
 ==UI5 (Shift Amount)

<Bit3,Bits13-10>==UI5 POS

FIG. 6F

Extended Control

jmp, call	dloop	dloopi	mult	add/sub	Reserved	logicp	Testi	Movi	loadi	storei	loadt	storet	Addi/subi	mini/maxi	andj/on
-----------	-------	--------	------	---------	----------	--------	-------	------	-------	--------	-------	--------	-----------	-----------	---------

FIG. 6G

MAC

ARTH.

1

نوجان

FIG. 6H

Application No.:
Sheet: 13 of 16

Sheet: 18 of 18

Misc.

,20 SUB MIN MAX AND 25

ac-names

3	2	1	0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

A0 (use type, SIMD)
 A1
 T
 TR
 A00 (unit 0)
 A10
 T0
 TR0
 SX1
 SX1s
 SX2
 SX2s
 SY1
 SY1s
 SY2
 SY2s

SPR:

gpr-type
 ereg type
 fu-ctl
 pls-ctl
 cb-ctl
 loop-ctl
 pcr
 status

ereg names

3	2	1	0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

A0
 A1
 T
 TR
 PPO
 Aout
 PP1
 Dout
 SX1
 SX1s
 SX2
 SX2s
 SY1
 SY1s
 SY2
 SY2s

FIG. 6I-2

